I thought about creating a synthesis tool , which is based on specialized equipment, to speed up the development of RTL.
The idea is to download the vhdl / verilog / netlist synthesizer, a platform that makes a large state machine implemented in HW that sensitizes all RTLs ( Writing a compiler in its own language shows a close idea for the SW world).
, " ", ", ". , , .
, (), , , .
, , :)
, book. , , , .
, , , , , .
, . , , , , - (, , ), .
, , , ( !). , Altera Xilinx , . , , .