What always follows the # (...) pound in Verilog?

I am trying to learn Verilog, and in a simple clock generator example, I see the following code:

always #(cycle/2) clk ~= clk

I always saw @ (*), but not pound (#). I tried to find it in the documentation, but all I could find was a link to "real port values" without further development.

Thank you for your help!

+5
source share
1 answer

This is a delay operation. He just reads

always begin
   #(cycle/2) //wait for cycle/2 time
   clk ~= clk;
end

Sometimes you can see that this is used with raw values, such as # 5 or # 10, which means waiting for 5 or 10 units of your timeline.

+6
source

All Articles