Verilog describes hardware, so it makes no sense to think in terms of looping or calling modules in this context. If I understand your question correctly, you would like to have several instances of the same module with different inputs and outputs.
For this, you can use Verilog to generate instructions to automatically create instances.
auto_template nofollow noreferrer > verilog-mode. , , .